Provide PDF Format
JEDEC JESD78D
- IC LATCH-UP TEST
- standard by JEDEC Solid State Technology Association, 11/01/2011
- Publisher: JEDEC
$37.00$74.00
This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This standard covers the I-test and the overvoltage latch-up testing of integrated circuits. The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up. This test method is applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.
Related Products
JEDEC JESD51-7
HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES..
$27.00 $53.00
JEDEC JESD22-A100-A
Solid State Devices, Testing Quality and Reliability - Test Method A100: Cycled Temperature Humidity..
$47.00 $93.00
JEDEC JESD205
FBDIMM STANDARD: DDR2 SDRAM FULLY BUFFERED DIMM (FBDIMM) DESIGN SPECIFICATION..
$96.00 $191.00
