Provide PDF Format
JEDEC JESD75-6
- PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS
- standard by JEDEC Solid State Technology Association, 03/01/2006
- Publisher: JEDEC
$27.00$53.00
This standard defines device pinouts for 14-, 16-, 20-, and 24-lead logic functions. This pinout standard specifically applies to the conversion of DIP-packaged logic devices to PSO-N/PQFN packages logic devices. The purpose of this standard is to provide a pinout standard for 14-, 16-, 20-, and 24-lead logic devices offered in 14-, 16-, 20-, and 24-lead PSO-N/PQFN packages for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Related Products
JEDEC JESD51-50
Overview of Methodologies for the Thermal Measurement of Single- and Multi-Chip, Single- and Multi-P..
$27.00 $53.00
JEDEC JESD 12-1B
ADDENDUM No. 1 to JESD12 - TERMS AND DEFINITIONS FOR GATE ARRAYS AND CELL-BASED INTEGRATED CIRCUITS..
$30.00 $60.00
JEDEC JEP65 (R1999)
TEST PROCEDURES FOR VERIFICATION OF MAXIMUM RATINGS OF POWER TRANSISTORS..
$34.00 $67.00
