• Your shopping cart is empty!

  • JEDEC JESD51-3
Provide PDF Format

Learn More

JEDEC JESD51-3

  • LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES
  • standard by JEDEC Solid State Technology Association, 08/01/1996
  • Publisher: JEDEC

$27.00$53.00


This standard describes design requirements for a single layer, leaded surface mount integrated circuit package thermal test board. The standard describes board material and geometry requirements, minimum trace lenghts, trace thickness, and routing considerations. Application includes still air and moving air thermal tests.

Product Details

Published:
08/01/1996
Number of Pages:
11
File Size:
1 file , 330 KB

Related Products

JEDEC JESD207

JEDEC JESD207

RADIO FRONT END - BASEBAND DIGITAL PARALLEL (RBDP) INTERFACE..

$38.00 $76.00

JEDEC JESD12

JEDEC JESD12

SEMICUSTOM INTEGRATED CIRCUITS (FORMERLY PUBLISHED AS STANDARD FOR GATE ARRAY BENCHMARK SET)..

$27.00 $54.00

JEDEC JESD64-A

JEDEC JESD64-A

STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES WITH 3.6 V CMOS TOLERANT INPUTS AND OUTPUTS..

$26.00 $51.00

JEDEC JEP150

JEDEC JEP150

STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SUR..

$30.00 $60.00