Provide PDF Format
JEDEC JESD203
- STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES
- standard by JEDEC Solid State Technology Association, 11/01/2005
- Publisher: JEDEC
$26.00$51.00
This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.
Related Products
JEDEC JESD51-10
TEST BOARDS FOR THROUGH-HOLE PERIMETER LEADED PACKAGE THERMAL MEASUREMENTS..
$28.00 $56.00
JEDEC JESD100B.01
TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR MICROCOMPUTERS, MICROPROCESSORS, AND MEMORY INTEGRATED CI..
$46.00 $91.00
JEDEC JESD 371 (R2009)
THE MEASUREMENT OF SMALL-SIGNAL VHF-UHF TRANSISTOR SHORT-CIRCUIT FORWARD CURRENT TRANSFER RATIO..
$27.00 $53.00
