Provide PDF Format
JEDEC JESD18-A
- STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC
- standard by JEDEC Solid State Technology Association, 01/01/1993
- Publisher: JEDEC
$40.00$80.00
The purpose of this standard is to provide for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users. The standard covers specifications for description of '54/74FCTXXXX' series fast CMOS TTL compatible devices.
Related Products
JEDEC JP001.01
FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)..
$44.00 $87.00
JEDEC JESD 82-27
DEFINITION OF THE SSTUB32869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS..
$38.00 $76.00
JEDEC JESD625-A
REQUIREMENTS FOR HANDLING ELECTROSTATIC-DISCHARGE-SENSITIVE (ESDS) DEVICES..
$36.00 $72.00
JEDEC JESD 8-9B
ADDENDUM No. 9B to JESD8 - STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and ..
$36.00 $72.00