Provide PDF Format

JEDEC JESD 82-28A

FULLY BUFFERED DIMM DESIGN FOR TEST, DESIGN FOR VALIDATION (DFx)
standard by JEDEC Solid State Technology Association, 07/01/2008
Publisher: JEDEC

$82.00$163.00

Description

This FBDIMM DFx document covers Design for Test, Design for Manufacturing and Design for Validation (DFx) requirements and implementation guidelines for Fully Buffered DIMM technology.

Product Details

Published:: 07/01/2008
Number of Pages:: 106
File Size:: 1 file , 3.9 MB

Related Products

JEDEC JESD207

RADIO FRONT END - BASEBAND DIGITAL PARALLEL (RBDP) INTERFACE..

$38.00 $76.00

JEDEC JESD12

SEMICUSTOM INTEGRATED CIRCUITS (FORMERLY PUBLISHED AS STANDARD FOR GATE ARRAY BENCHMARK SET)..

$27.00 $54.00

JEDEC JESD64-A

STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES WITH 3.6 V CMOS TOLERANT INPUTS AND OUTPUTS..

$26.00 $51.00

JEDEC JEP150

STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SUR..

$30.00 $60.00