Provide PDF Format
JEDEC JEP156
- CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION
- standard by JEDEC Solid State Technology Association, 03/01/2009
- Publisher: JEDEC
$34.00$67.00
This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ product families, as well as individual solid state surface-mount products.
Related Products
JEDEC JESD82-1A
DEFINITION OF CVF857 PLL CLOCK DRIVER FOR REGISTERED PC1600, PC2100, PC2700, AND PC3200 DIMM APPLICA..
$34.00 $67.00
