• Your shopping cart is empty!

  • JEDEC JEP149
Provide PDF Format

Learn More

JEDEC JEP149

  • APPLICATION THERMAL DERATING METHODOLOGIES
  • standard by JEDEC Solid State Technology Association, 11/01/2004
  • Publisher: JEDEC

$30.00$59.00


This publication applies to the application of integrated circuits and their associated packages in end use designs. It summarizes the methodology of thermal derating and the suitability of such methodologies.

Product Details

Published:
11/01/2004
Number of Pages:
17
File Size:
1 file , 87 KB

Related Products

JEDEC JESD82-1A

JEDEC JESD82-1A

DEFINITION OF CVF857 PLL CLOCK DRIVER FOR REGISTERED PC1600, PC2100, PC2700, AND PC3200 DIMM APPLICA..

$34.00 $67.00

JEDEC JEP 122E

JEDEC JEP 122E

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES..

$71.00 $141.00

JEDEC JESD 47G.01

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$34.00 $67.00

JEDEC JESD51-4

JEDEC JESD51-4

THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)..

$28.00 $56.00