Provide PDF Format
JEDEC JEP116
- CMOS SEMICUSTOM DESIGN GUIDELINES
- standard by JEDEC Solid State Technology Association, 11/01/1991
- Publisher: JEDEC
$71.00$141.00
The design of ASIC circuits is becoming a significant part of system or product design, yet many problems continue to exist in current design practice. The guidelines in this document provide an explanation of common ASIC design problems and concerns and where possible offer solutions.
Related Products
JEDEC JESD74A
EARLY LIFE FAILURE RATE CALCULATION PROCEDURE FOR SEMICONDUCTOR COMPONENTS..
$39.00 $78.00
